WHAT IS CLAIMED IS:

1. A computer instruction comprises:

a move and duplicate instruction that causes a processor to load a first portion of bits of a source into a first portion of a destination register and duplicate that first portion of bits in a subsequent portion of the destination register.

2. The instruction of claim 1 in which the first portion of the source is 64-bits representing a double floating point data type in a memory location.

3. The instruction of claim 1 in which the first portion of the source is 64-bits representing a double floating point data type in a source register.

4. The instruction of claim 1 in which the first portion of the destination register is loaded with bits [63-0] of the first portion of the source and the subsequent portion of the destination register is loaded with bits [63-0] of the first portion of the source.

5. A method comprising:

in a processor, loading a first portion of bits of a source into a first portion of a destination register; and

duplicating the first portion of bits in a subsequent portion of the destination register.

6. The method of claim 5 in which the first portion of the source is 64-bits representing a double floating point data type in a memory location.

7. The method of claim 5 in which the first portion of the source is 64-bits representing a double floating point data type in a source register.

8. The method of claim 5 in which the first portion of the destination register is loaded with bits [63-0] of the first portion of the source and the subsequent portion of the destination register is loaded with bits [63-0] of the first portion of the source.

9. A computer program product residing on a computer readable medium having instructions stored thereon which, when executed by the processor, cause the processor to:

load a first portion of bits of a source into a first portion of a destination register; and

duplicate the first portion of bits in a subsequent portion of the destination register.

10. The computer program product of claim 9 in which the first portion of the source is 64-bits representing a double floating point data type in a memory location.

11. The computer program product of claim 9 in which the first portion of the source is 64-bits representing a double floating point data type in a source register.

12. The computer program product of claim 9 in which the first portion of the destination register is loaded with bits [63-0] of the first portion of the source and the subsequent portion of the destination register is loaded with bits [63-0] of the first portion of the source.

13 A computer instruction comprises:

a move one double floating point and duplicate instruction that causes a processor to load 64-bits of a source and return the 64-bits in a lower half of a destination and a upper half of a destination.

14. The instruction of claim 13 further comprising:

a source operand; and

a destination operand.

15. The instruction of claim 13 in which the source operand is a memory location.

16. The instruction of claim 15 in which the memory location has a 128-bit value that represents a double floating point data type.

17. The instruction of claim 13 in which the source operand is a 128-bit source register.

18. The instruction of claim 17 in which the source register has a 128-bit value that represents a double floating point data type.

19. A method executed in a processor comprising:

loading a first number N of bits from a source into a lower half of a 2N wide-bit destination register and in a upper half of the 2N-bit wide destination register.

20. The method of claim 19 in which the source is a memory location and where N is 64 bits.

21. The method of claim 20 in which the memory location contains a double floating point data type.

22. The method of claim 19 in which the source is a 128-bit source register and N is 64 bits.

23. The method of claim 19 in which the 128-bit source register contains a double floating point data type.

24. A computer program product residing on a computer readable medium having instructions stored thereon which, when executed by the processor, cause the processor to:

load 64-bits from a source in a lower half of a 128-bit destination register and in an upper half of the 128-bit destination register.

25. The computer program product of claim 24 in which the source is a memory location containing a 128-bit double floating point data type.

26. The computer program product of claim 24 in which the source is a 128-bit source register containing a 128-bit double floating point data type.

27. A computer instruction comprises:

a move packed single floating point high and duplicate instruction that causes a processor to load bits [127-0] of a source and return bits [63-32] of the source in bits [31-0] of a 128-bit destination register, bits [63-32] of the source in bits [63-32] of the destination register, bits [127-96] of the source in bits [95-64] of the destination register and bits [127-96] of the source in bits [127-96] of the destination register.

28. The instruction of claim 27 further comprising:

a source operand field; and

the destination operand field.

29. The instruction of claim 27 in which the source operand is a memory location.

30. The instruction of claim 29 in which the memory location has 128-bits representing a packed single floating point data type.

31. The instruction of claim 27 in which the source operand is a 128-bit source register.

32. The instruction of claim 31 in which the source register has 128-bits representing a packed single floating point data type.

33. A method executed in a processor comprising:

accessing bits [127-0] of a source; and

returning bits [63-32] of the source in bits [31-0] and bits [63-32] of the destination register; and

bits [127-96] of the source in bits [95-64] and bits [127-96] of the destination register.

34. The method of claim 33 in which the source is a memory location.

35. The method of claim 34 in which the memory location contains a packed single floating point data type.

36. The method of claim 33 in which the source is a 128-bit source register.

37. The method of claim 36 in which the 128-bit source register contains a packed single floating point data type.

38. A computer program product residing on a computer readable medium having instructions stored thereon which, when executed by the processor, cause the processor to:

load bits [127-0] of a source;

return bits [63-32] of the source in bits [31-0] of a 128-bit destination register;

return bits [63-32] of the source in bits [63-32] of the destination register;

return bits [127-96] of the source in bits [95-64] of the destination register; and

return bits [127-96] of the source in bits [127-96] of the destination register.

39. The computer program product of claim 38 in which the source is a memory location.

40. The computer program product of claim 39 in which the memory location contains a packed single floating point data type.

41. The computer program product of claim 38 in which the source is a 128-bit source register.

42. The computer program product of claim 41 in which the 128-bit source register contains a packed single floating point data type.

43. A computer instruction comprises:

a move a packed single floating point low and duplicate instruction that causes a processor to load bits [127-0] of a source and return bits [31-0] of the source in bits [31-0] of a 128-bit destination register, bits [31-0] of the source in bits [63-32] of the destination register, bits [95-64] of the source in bits [95-64] of the destination register and bits [95-64] of the source in bits [127-96] of the destination register.

44. The instruction of claim 43 further comprising:

a source address field; and

the destination register.

45. The instruction of claim 44 in which the source is a memory location.

46. The instruction of claim 45 in which the memory location contains 128-bits representing a packed single floating point data type.

47. The instruction of claim 43 in which the source is a 128-bit source register.

48. The instruction of claim 47 in which the source register contains 128-bits representing a packed single floating point data type.

49. A method comprising:

in a processor, loading bits [127-0] of a source;

returning bits [31-0] of the source in bits [31-0] of a 128-bit destination register;

returning bits [31-0] of the source in bits [63-32] of the destination register;

returning bits [95-64] of the source in bits [95-64] of the destination register; and

returning bits [95-64] of the source in bits [127-96] of the destination register.

50. The method of claim 49 in which the source is a memory location.

51. The method of claim 50 in which the memory location contains a packed single floating point data type.

52. The method of claim 51 in which the source is a 128-bit source register.

53. The method of claim 52 in which the 128-bit source register contains a packed single floating point data type.

54. A computer program product residing on a computer readable medium having instructions stored thereon which, when executed by the processor, cause the processor to:

load bits [127-0] of a source;

return bits [31-0] of the source in bits [31-0] of a 128-bit destination register;

return bits [31-0] of the source in bits [63-32] of the destination register;

return bits [95-64] of the source in bits [95-64] of the destination register; and

return bits [95-64] of the source in bits [127-96] of the destination register.

55. The computer program product of claim 54 in which the source is a memory location.

56. The computer program product of claim 55 in which the memory location contains a packed single floating point data type.

57. The computer program product of claim 54 in which the source is a 128-bit source register.

58. The computer program product of claim 57 in which the 128-bit source register contains a packed single floating point data type.